blob: 379ce3b9440274e20531ee9afcaaa36282b48798 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
|
/*
*
* mur.sat
*
* Somewhen in the year 2012, mur.at will have a nano satellite launched
* into a low earth orbit (310 km above the surface of our planet). The
* satellite itself is a TubeSat personal satellite kit, developed and
* launched by interorbital systems. mur.sat is a joint venture of mur.at,
* ESC im Labor and realraum.
*
* Please visit the project hompage at sat.mur.at for further information.
*
*
* Copyright (C) 2013 Christian Pointner <equinox@mur.at>
*
* This file is part of mur.sat.
*
* mur.sat is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* any later version.
*
* mur.sat is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with mur.sat. If not, see <http://www.gnu.org/licenses/>.
*
*/
#ifndef MURSAT_rda1846_defines_h_INCLUDED
#define MURSAT_rda1846_defines_h_INCLUDED
// TWI
#define RDA1846_CHIP_ADDR 0xE2
#define RDA1846_ADDR_W (0<<7)
#define RDA1846_ADDR_R (1<<7)
#define RDA1846_ADDR_LIMIT 0x7F
// registers
#define RDA1846_REG_CTL 0x30
#define RDA1846_REG_GPIO 0x1F
#define RDA1846_REG_INT 0x2D
#define RDA1846_REG_FLAG 0x5C
#define RDA1846_REG_RSSI 0x5F
#define RDA1846_REG_VSSI 0x60
#define RDA1846_REG_CLK_MODE 0x04
#define RDA1846_REG_XTAL 0x2B
#define RDA1846_REG_ADCLK 0x2C
#define RDA1846_REG_RF_BAND 0x0F
#define RDA1846_REG_FREQH 0x29
#define RDA1846_REG_FREQL 0x2A
#define RDA1846_REG_PA_BIAS 0x0A
#define RDA1846_REG_TX_VOICE 0x3C
#define RDA1846_REG_VOX_OPEN 0x41
#define RDA1846_REG_VOX_SHUT 0x42
#define RDA1846_REG_RX_VOICE 0x44
#define RDA1846_REG_SUBAUDIO 0x45
#define RDA1846_REG_SQ_OPEN 0x48
#define RDA1846_REG_SQ_SHUT 0x49
#define RDA1846_REG_DTMF_CTL 0x63
#define RDA1846_REG_DTMF_T1 0x35
#define RDA1846_REG_DTMF_T2 0x36
#define RDA1846_REG_DTMF_C01 0x66
#define RDA1846_REG_DTMF_C23 0x67
#define RDA1846_REG_DTMF_C45 0x68
#define RDA1846_REG_DTMF_C67 0x69
#define RDA1846_REG_DTMF_OUT 0x6C
//freq
#ifdef QUARTZ_12M288
#define RDA1846_FREQ_CORR_2M 73.1428567759
#endif // QUARTZ_12M288
#ifdef QUARTZ_13M
#define RDA1846_FREQ_CORR_2M 69.136878448
#endif // QUARTZ_13M
#define RDA1846_FREQ_CORR_1M5 RDA1846_FREQ_CORR_2M/1.5
#define RDA1846_FREQ_CORR_70CM RDA1846_FREQ_CORR_2M/3.0
// init values
#define RDA1846_RF_BAND_2M 0x00E4 // select 2m Band
#define RDA1846_BAND_2M_LOW 134000 // kHz
#define RDA1846_BAND_2M_HIGH 174000 // kHZ
#define RDA1846_RF_BAND_1M5 0x00A4 // select 1.5m Band
#define RDA1846_BAND_1M5_LOW 200000 // kHz
#define RDA1846_BAND_1M5_HIGH 260000 // kHZ
#define RDA1846_RF_BAND_70CM 0x0024 // select 70cm Band
#define RDA1846_BAND_70CM_LOW 400000 // kHz
#define RDA1846_BAND_70CM_HIGH 520000 // kHZ
#ifdef QUARTZ_12M288
#define RDA1846_XTAL_FREQ 12288 // 12.288 MHz
#define RDA1846_ADCLK_FREQ 6144 // 12.288/2 MHz
#define RDA1846_CLK_MODE 0x0F11 // 12-14 MHz
#endif // QUARTZ_12M288
#ifdef QUARTZ_13M
#define RDA1846_XTAL_FREQ 13000 // 13.000 MHz
#define RDA1846_ADCLK_FREQ 6500 // 13.000/2 MHz
#define RDA1846_CLK_MODE 0x0F11 // 12-14 MHz
#endif // QUARTZ_13M
// ctl
#define RDA1846_CTL_CH_25K 0x3000
#define RDA1846_CTL_CH_12K5 0x0000
#define RDA1846_CTL_CH_RESET 0xCFFF
#define RDA1846_CTL_TAIL_ELIM 0x0800
#define RDA1846_CTL_RX_A_TX_A 0x0200
#define RDA1846_CTL_RX_A_TX_M 0x0100
#define RDA1846_CTL_RX_M_TX_M 0x0000
#define RDA1846_CTL_MUTE 0x0080
#define RDA1846_CTL_TX 0x0040
#define RDA1846_CTL_RX 0x0020
#define RDA1846_CTL_VOX 0x0010
#define RDA1846_CTL_SQ 0x0008
#define RDA1846_CTL_PDN 0x0004
#define RDA1846_CTL_CHIP_CAL 0x0002
#define RDA1846_CTL_SOFT_RST 0x0001
// flag
#define RDA1846_FLAG_DTMF_IDLE 0x1000
#define RDA1846_FLAG_RXON_RF 0x0400
#define RDA1846_FLAG_TXON_RF 0x0200
#define RDA1846_FLAG_INVERT_DET 0x0080
#define RDA1846_FLAG_CSS_CMP 0x0004
#define RDA1846_FLAG_SQ 0x0002
#define RDA1846_FLAG_VOX 0x0001
#define RDA1846_FLAGS_MASK 0x1687
// gpio
#define RDA1846_GPIO_7_HI_Z 0x0000
#define RDA1846_GPIO_7_VOX 0x4000
#define RDA1846_GPIO_7_LOW 0x8000
#define RDA1846_GPIO_7_HIGH 0xC000
#define RDA1846_GPIO_6_HI_Z 0x0000
#define RDA1846_GPIO_6_SQ 0x1000
#define RDA1846_GPIO_6_LOW 0x2000
#define RDA1846_GPIO_6_HIGH 0x3000
#define RDA1846_GPIO_5_HI_Z 0x0000
#define RDA1846_GPIO_5_TXON_RF 0x0400
#define RDA1846_GPIO_5_LOW 0x0800
#define RDA1846_GPIO_5_HIGH 0x0C00
#define RDA1846_GPIO_4_HI_Z 0x0000
#define RDA1846_GPIO_4_RXON_RF 0x0100
#define RDA1846_GPIO_4_LOW 0x0200
#define RDA1846_GPIO_4_HIGH 0x0300
#define RDA1846_GPIO_3_HI_Z 0x0000
#define RDA1846_GPIO_3_SDO 0x0040
#define RDA1846_GPIO_3_LOW 0x0080
#define RDA1846_GPIO_3_HIGH 0x00C0
#define RDA1846_GPIO_2_HI_Z 0x0000
#define RDA1846_GPIO_2_INT 0x0010
#define RDA1846_GPIO_2_LOW 0x0020
#define RDA1846_GPIO_2_HIGH 0x0030
#define RDA1846_GPIO_1_HI_Z 0x0000
#define RDA1846_GPIO_1_CODE 0x0004
#define RDA1846_GPIO_1_LOW 0x0008
#define RDA1846_GPIO_1_HIGH 0x000C
#define RDA1846_GPIO_0_HI_Z 0x0000
#define RDA1846_GPIO_0_CSS 0x0001
#define RDA1846_GPIO_0_LOW 0x0002
#define RDA1846_GPIO_0_HIGH 0x0003
// int
#define RDA1846_INT_CSS_CMP 0x0200
#define RDA1846_INT_RXON_RF 0x0100
#define RDA1846_INT_TXON_RF 0x0080
#define RDA1846_INT_DTMF_IDLE 0x0040
#define RDA1846_INT_INVERT_DET 0x0020
#define RDA1846_INT_IDLE_TO 0x0010
#define RDA1846_INT_RXON_RF_TO 0x0008
#define RDA1846_INT_SQ 0x0004
#define RDA1846_INT_TXON_RF_TO 0x0002
#define RDA1846_INT_VOX 0x0001
// tx voice channel
#define RDA1846_TX_VOICE_MIC 0x0958
#define RDA1846_TX_VOICE_TONE2 0x4958
#define RDA1846_TX_VOICE_GPIO1 0x8958
#define RDA1846_TX_VOICE_NONE 0xC958
// DTMF ctl
#define RDA1846_DTMF_SINGLE 0x0200
#define RDA1846_DTMF_DUAL 0x0000
#define RDA1846_DTMF_EN 0x0100
// DTMF tone freq
#include <math.h>
#define dtmf_tone_freq_hz(value) (uint16_t)round(value/4.096)
#define dtmf_tone_freq_value(hz) (uint16_t)round(hz*4.096)
#ifdef QUARTZ_12M288
// DTMF frequencies @ 12.288 MHz - these are the defaults... are they?
#define RDA1846_DTMF_C0 0x61 // 697 Hz
#define RDA1846_DTMF_C1 0x5B // 770 Hz
#define RDA1846_DTMF_C2 0x53 // 852 Hz
#define RDA1846_DTMF_C3 0x4B // 941 Hz
#define RDA1846_DTMF_C4 0x2C // 1209 Hz
#define RDA1846_DTMF_C5 0x1E // 1336 Hz
#define RDA1846_DTMF_C6 0x0A // 1477 Hz
#define RDA1846_DTMF_C7 0xF6 // 1633 Hz
#endif // QUARTZ_12M8
#ifdef QUARTZ_13M
// DTMF frequencies @ 13 MHz - these are the defaults...
#define RDA1846_DTMF_C0 0x61 // 697 Hz
#define RDA1846_DTMF_C1 0x5E // 770 Hz
#define RDA1846_DTMF_C2 0x57 // 852 Hz
#define RDA1846_DTMF_C3 0x4B // 941 Hz
#define RDA1846_DTMF_C4 0x31 // 1209 Hz
#define RDA1846_DTMF_C5 0x1E // 1336 Hz
#define RDA1846_DTMF_C6 0x0F // 1477 Hz
#define RDA1846_DTMF_C7 0xFB // 1633 Hz
#endif // QUARTZ_13M
#endif
|
