summaryrefslogtreecommitdiff
path: root/software/hhd70dongle/util.c
blob: 6ad965cc0b9fb68cba8a2b6e3f50ef50383dd96e (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
/*
 *
 *  mur.sat
 *
 *  Somewhen in the year 2012, mur.at will have a nano satellite launched
 *  into a low earth orbit (310 km above the surface of our planet). The
 *  satellite itself is a TubeSat personal satellite kit, developed and
 *  launched by interorbital systems. mur.sat is a joint venture of mur.at,
 *  ESC im Labor and realraum.
 *
 *  Please visit the project hompage at sat.mur.at for further information.
 *
 *
 *  Copyright (C) 2012 Bernhard Tittelbach <xro@realraum.at>
 *
 *  This file is part of mur.sat.
 *
 *  mur.sat is free software: you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation, either version 3 of the License, or
 *  any later version.
 *
 *  mur.sat is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with mur.sat. If not, see <http://www.gnu.org/licenses/>.
 *
 */
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
#include "util.h"

typedef void (*f_ptr_type)(void);
f_ptr_type start_bootloader = (f_ptr_type)0x3800;

void reset(void)
{
  cli();
  // disable watchdog, if enabled
  // disable all peripherals
  UDCON = 1;
  USBCON = (1<<FRZCLK);  // disable USB
  UCSR1B = 0;
  _delay_ms(5);
  EIMSK = 0; PCICR = 0; SPCR = 0; ACSR = 0; EECR = 0; ADCSRA = 0;
  TIMSK0 = 0; TIMSK1 = 0; TIMSK3 = 0; TIMSK4 = 0; UCSR1B = 0; TWCR = 0;
  DDRB = 0; DDRC = 0; DDRD = 0; DDRE = 0; DDRF = 0; TWCR = 0;
  PORTB = 0; PORTC = 0; PORTD = 0; PORTE = 0; PORTF = 0;
  start_bootloader(); 
}

//not switchin off adc produces slightly besser results
void adc_on(void)
{
    ADCSRA = (1<<ADEN) | 0b00000111;                // enable ADC, Prescaler 1:128
}

void adc_off(void)
{
    ADCSRA &= ~(1<<ADEN);                           // disable ADC -> save power
}

uint8_t adc_read(uint8_t mux)
{
    ADCSRB = (mux & 0x20);                          // select input 
    ADMUX = 0b11100000 | (mux & 0x1F);              // select input cont'd
                                                    // select internal 2.56V reference,
                                                    // result is left justified
    ADCSRA |= (1<<ADSC);                            // start the conversion
    while (ADCSRA & (1<<ADSC)) ;                    // wait for result
    return ADCH;
}

void debug_sprint_int16hex(uint8_t *buffer, int16_t num)
{
    int c,n;
    for (c=0; c<4; c++)
    {
        n = (num >> (3-c)*4 ) & 15;
        buffer[c] = n + ((n < 10) ? '0' : 'A' - 10);
    }
    buffer[4]=0;
}