blob: 8caccbac2299d0923e09b27caacfa64bf26f33eb (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
/*
*
* mur.sat
*
* Somewhen in the year 20xx, mur.at will have a nano satellite launched
* into a low earth orbit (310 km above the surface of our planet). The
* satellite itself is a TubeSat personal satellite kit, developed and
* launched by interorbital systems. mur.sat is a joint venture of mur.at,
* ESC im Labor and realraum.
*
* Please visit the project hompage at sat.mur.at for further information.
*
*
* Copyright (C) 2012 Bernhard Tittelbach <xro@realraum.at>
*
* This file is part of mur.sat.
*
* mur.sat is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* any later version.
*
* mur.sat is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*;
* You should have received a copy of the GNU General Public License
* along with mur.sat. If not, see <http://www.gnu.org/licenses/>.
*
*/
#ifndef MURSAT_hhd70_h_INCLUDED
#define MURSAT_hhd70_h_INCLUDED
#include <stdbool.h>
#define SPI_DDR DDRB
#define SPI_PORT PORTB
#define SPI_PINB_REG PINB
#define CS DDB0
#define SCK DDB1
#define MOSI DDB2
// MISO DDB3 is also GDO1 (can be used when CS == 0)
#define MISO DDB3
//GDO2 currently used for RX Buffer Filled Interrupt
#define GDO2 DDB4
//GDO0 currently only used for c1101 internal temperature sensor
//GDO0 future use: connect directly to RX/TX Switch (set GDO0_CFG to 0x2F)
#define GDO0 DDB5
#define BIAS_PWM DDB6
#define TE DDB7
void hhd70_init(void);
void hhd70_spi_cs_enable(void);
void hhd70_spi_cs_disable(void);
void hhd70_c1101_wait_chip_rdy(void);
void hhd70_spi_write_byte(char byte);
char hhd70_spi_read_byte(void);
char hhd70_spi_exchange_byte(char byte);
void hhd70_palna_txmode(void);
void hhd70_palna_rxmode(void);
void hhd70_palna_off(void);
int8_t hhd70_rx_data_available(void);
void hhd70_config_GDO0_OOK_output(bool output_mode);
void hhd70_set_OOK_GDO0_high(void);
void hhd70_set_OOK_GDO0_low(void);
void hhd70_bias_set(uint8_t val);
uint8_t hhd70_bias_get(void);
void hhd70_bias_inc(void);
void hhd70_bias_dec(void);
#endif
|