summaryrefslogtreecommitdiff
path: root/software/avr.lib/cc1101_defines.h
diff options
context:
space:
mode:
Diffstat (limited to 'software/avr.lib/cc1101_defines.h')
-rw-r--r--software/avr.lib/cc1101_defines.h64
1 files changed, 64 insertions, 0 deletions
diff --git a/software/avr.lib/cc1101_defines.h b/software/avr.lib/cc1101_defines.h
index 76a632b..f1e63aa 100644
--- a/software/avr.lib/cc1101_defines.h
+++ b/software/avr.lib/cc1101_defines.h
@@ -169,4 +169,68 @@
#define CC1101_GDO_CFG_3STATE 0x2E
+
+//register masks
+#define CC1101_REG_RW_IOCFG2_MASK 0x7F
+#define CC1101_REG_RW_IOCFG1_MASK 0xFF
+#define CC1101_REG_RW_IOCFG0_MASK 0xFF
+#define CC1101_REG_RW_FIFOTHR_MASK 0x7F
+#define CC1101_REG_RW_SYNC1_MASK 0xFF
+#define CC1101_REG_RW_SYNC0_MASK 0xFF
+#define CC1101_REG_RW_PKTLEN_MASK 0xFF
+#define CC1101_REG_RW_PKTCTRL1_MASK 0xEF
+#define CC1101_REG_RW_PKTCTRL0_MASK 0x77
+#define CC1101_REG_RW_ADDR_MASK 0xFF
+#define CC1101_REG_RW_CHANNR_MASK 0xFF
+#define CC1101_REG_RW_FSCTRL1_MASK 0x1F
+#define CC1101_REG_RW_FSCTRL0_MASK 0xFF
+#define CC1101_REG_RW_FREQ2_MASK 0x3F
+#define CC1101_REG_RW_FREQ1_MASK 0xFF
+#define CC1101_REG_RW_FREQ0_MASK 0xFF
+#define CC1101_REG_RW_MDMCFG4_MASK 0xFF
+#define CC1101_REG_RW_MDMCFG3_MASK 0xFF
+#define CC1101_REG_RW_MDMCFG2_MASK 0xFF
+#define CC1101_REG_RW_MDMCFG1_MASK 0xF3
+#define CC1101_REG_RW_MDMCFG0_MASK 0xFF
+#define CC1101_REG_RW_DEVIATN_MASK 0x77
+#define CC1101_REG_RW_MCSM2_MASK 0x1F
+#define CC1101_REG_RW_MCSM1_MASK 0x3F
+#define CC1101_REG_RW_MCSM0_MASK 0x3F
+#define CC1101_REG_RW_FOCCFG_MASK 0x3F
+#define CC1101_REG_RW_BSCFG_MASK 0xFF
+#define CC1101_REG_RW_AGCCTRL2_MASK 0xFF
+#define CC1101_REG_RW_AGCCTRL1_MASK 0x7F
+#define CC1101_REG_RW_AGCCTRL0_MASK 0xFF
+#define CC1101_REG_RW_WOREVT1_MASK 0xFF
+#define CC1101_REG_RW_WOREVT0_MASK 0xFF
+#define CC1101_REG_RW_WORCTRL_MASK 0xFB
+#define CC1101_REG_RW_FREND1_MASK 0xFF
+#define CC1101_REG_RW_FREND0_MASK 0x37
+#define CC1101_REG_RW_FSCAL3_MASK 0xFF
+#define CC1101_REG_RW_FSCAL2_MASK 0x3F
+#define CC1101_REG_RW_FSCAL1_MASK 0x3F
+#define CC1101_REG_RW_FSCAL0_MASK 0x7F
+#define CC1101_REG_RW_RCCTRL1_MASK 0x7F
+#define CC1101_REG_RW_RCCTRL0_MASK 0x7F
+#define CC1101_REG_RW_FSTEST_MASK 0xFF
+#define CC1101_REG_RW_PTEST_MASK 0xFF
+#define CC1101_REG_RW_AGCTEST_MASK 0xFF
+#define CC1101_REG_RW_TEST2_MASK 0xFF
+#define CC1101_REG_RW_TEST1_MASK 0xFF
+#define CC1101_REG_RW_TEST0_MASK 0xFF
+#define CC1101_REG_RO_PARTNUM_MASK 0xFF
+#define CC1101_REG_RO_VERSION_MASK 0xFF
+#define CC1101_REG_RO_FREQUEST_MASK 0xFF
+#define CC1101_REG_RO_LQI_MASK 0xFF
+#define CC1101_REG_RO_RSSI_MASK 0xFF
+#define CC1101_REG_RO_MARCSTATE_MASK 0x1F
+#define CC1101_REG_RO_WORTIME1_MASK 0xFF
+#define CC1101_REG_RO_WORTIME0_MASK 0xFF
+#define CC1101_REG_RO_PKTSTATUS_MASK 0xFF
+#define CC1101_REG_RO_VCO_VC_DAC_MASK 0xFF
+#define CC1101_REG_RO_TXBYTES_MASK 0xFF
+#define CC1101_REG_RO_RXBYTES_MASK 0xFF
+#define CC1101_REG_RO_RCCTRL1_STATUS_MASK 0x7F
+#define CC1101_REG_RO_RCCTRL0_STATUS_MASK 0x7F
+
#endif